

REMARKS

Claims 1-46 remain pending in the application.

35 U.S.C. § 103 Rejections:

Claims 1-16, 25, and 26-41 were rejected under 35 U.S.C. § 103(a) as being anticipated by Goodrum, U.S. Patent 5,922,060, in view of Heinrich, U.S. Patent 6,542,995, and in further view of Craig, U.S. Patent 6,573,620. Claims 17-22 and 42-45 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Goodrum in view Heinrich and in further view of Craig and Harari, U.S. Patent U.S. Patent 6,381,662. Claims 23-24 and 46 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Goodrum in view of Heinrich and in further view of Harari and Olarig, U.S. Patent 6,047,343. Applicant respectfully traverses these rejections.

The cited references, taken singly or in combination, do not teach or suggest all of the elements of the independent claims. Goodrum teaches a circuit card for use with a computer system having a card slot electrically connected to a bus. The card slot has electrical contacts corresponding to lines of the bus. The circuit card has a first pin positioned to extend into the card slot when the card is inserted into the slot and contact a first electrical contact of the slot corresponding to a communication line of the bus. The circuit card also has a second pin positioned to extend into the card slot when the card is inserted into the slot and contact a second electrical contact of the slot corresponding to a clock line of the bus before the first pin contacts the first electrical contact.

Heinrich teaches a computer system, bus interface unit, and method for securing certain Plug and Play peripheral devices connected to an ISA bus. Those devices include any device which contains sensitive information or passwords. The device may be encompassed by or interfaced through adapter cards which can be readily inserted into sockets and thereafter relocated to dissimilar sockets. A security device within the bus interface unit keeps track of identifying information of various Plug and Play ISA devices inserted and re-inserted into slots connected to the ISA bus. As a peripheral device or

card is moved, an identifying number associated with that device is maintained in a device identification register within the bus interface unit.

Craig teaches a microprocessor assembly located on a daughterboard, which is configured to be physically and electrically coupled to a motherboard. One of the electrical terminals in an electrical connector between the daughterboard/motherboard is coupled to either a ground or a voltage supply V_{dd} on the daughterboard, depending on the type of microprocessor used. The electrical connector passes either the ground or V_{dd} signal to a semiconductor device on the motherboard to automatically identify the type of microprocessor on the daughterboard.

In contrast, independent claim 1 recites, in pertinent part:

“wherein said bus interface unit includes a storage unit including a first storage location for storing a state of said first configuration change signal and a second storage location for storing a state of said second configuration change signal, and wherein the first storage location is coupled to receive the first configuration change signal via a first signal line and the second storage location is coupled to receive the second configuration change signal over a second signal line that is separate from the first signal line” (Emphasis added).

Independent claim 26 recites a similar combination of features.

None of the cited references, taken singly or in combination, teach or suggest receiving a first configuration change signal via a first signal line and a second configuration change via a second signal line that is separate from the first signal line. In the office action, the Examiner asserts that Craig discloses a bus bridge having a configuration input terminal and an output terminal, the bus bridge generating a first and second initialization signal on the output terminal in response to receiving a first and second configuration signal on said configuration input terminal, respectively (col. 4, lines 46-56). With regard to Craig, Applicant submits that the first and second

configuration signals are not equivalent to the first and second initialization signals, which are generated in response to receiving the first and second configuration signals on the configuration input terminal, respectively. Applicant further submits that since both the first and second configuration signals are received on the same configuration input terminal, as disclosed by Craig, the first and second configuration signals are not received by separate storage locations via separate signal lines, as recited in Applicant's independent claims. Accordingly, Applicant submits that a case of obviousness has not been established and thus respectfully requests removal of the 35 U.S.C. § 103(a) rejection.

With respect to the remaining § 103(a) rejections, Applicant notes that the claims subject to these rejections are dependent upon the independent claims discussed above, and are thus believed allowable for at least the same reasons.

CONCLUSION

Applicant submits the application is in condition for allowance, and an early notice to that effect is requested.

If any extensions of time (under 37 C.F.R. § 1.136) are necessary to prevent the above referenced application(s) from becoming abandoned, Applicant(s) hereby petition for such extensions. If any fees are due, the Commissioner is authorized to charge said fees to Meyertons, Hood, Kivlin, Kowert, & Goetzel, P.C. Deposit Account No. 501505/5181-35900/BNK.

Also enclosed herewith are the following items:

☐ Return Receipt Postcard

Respectfully submitted,



Erik A. Heter
Reg. No. 50,652
AGENT FOR APPLICANT(S)

Meyertons, Hood, Kivlin, Kowert, & Goetzel, P.C.
P.O. Box 398
Austin, TX 78767-0398
Phone: (512) 853-8800

Date: 11/8/04